Freescale Interview Questions – Set 1

Company: Freescale Semiconductor
College: Bits Mesra
Interview Type: On campus
CTC: 10.14 lpa

Interview Process:

Branches Allowed: ECE, EEE
Name: Shubham Saurabh (ECE)

Round 1 (Written Technical Test):

There were 15 questions of subjective type and the time given was 90 minutes.
The questions were mostly from Digital Electronics and VLSI. Questions related to waveform drawing (o/p of FF and latch), set up & hold time violation, realizing an expression from CMOS, performance of NMOS and PMOS (inability of PMOS to pass strong level zero, threshold loss etc.), static and dynamic power dissipation in ckts, sequence detector, finding the gain of closed loop op-amp ckt, cache memory.
Besides there were questions related to Fourier transform of standard signals like impulse, rect and sinusoid. One question on Amdahl’s law.

Round 2 (Technical Interview):

The interviewer asked the questions attempted or left in the first round, and they see your approach about each question so, be prepared for it. They also ask about your project. Besides they asked questions on set up and hold time, FSMs, Mealy and Moore machine, Gray code, MOSFET working etc.

Round 3 (HR):

They asked simple questions like tell me about yourself, family background, why you want to join Freescale etc.
Important Topics:
MOSFET: MOSFET structure, working and regions of operation, Channel Length Modulation, Capacitances in MOS, Effect of Scaling, Body Effect, Latch Up, Threshold voltage and factors affecting it. Static and dynamic power dissipation.
Basic Electronics: Norton and Thevenin theorems and usage. RC, RL, RLC ckts, resonance in RLC ckts
Op-Amp: Ideal characteristics, Practice questions related to Op-Amp and see some standard ckts using op-amps like Schmitt trigger, Multivibrators, Triangular wave generator etc.
Digital Electronics: Multiplexers, Demultiplexers, Encoders, Decoders, Adder, subtractor, Using smaller MUXs to make bigger MUXs (8:1 MUX using 2:1 MUX), FFs, frequency division, counter, FSMs, Static timing analysis i.e. detail of set up and hold time, Maximum clock frequency, clock skew etc.
Microprocessor: Go through architecture of 8085, flow of fetch and execution of instruction, Timing diagrams, instruction sets. Besides go through Cache memory its mapping technique, write back and write through in cache etc.

Leave a Reply

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

Post Navigation